



Product Specification

Customer: _____

Model Name: H040BWV40I3506-CT2

Date: A0

Version: 2023.04.24

Preliminary Specification

Final Specification

For Customer's Acceptance

Approved by	Comment

Approved by	Reviewed by	Prepared by



TABLE of CONTENTS

1. GENERAL INFORMATION.....	4
1.1 Features.....	4
1.2 Mechanical Specification.....	4
2. ABSOLUTE MAXIMUM RATINGS.....	5
3. MECHANICAL DRAWING.....	6
4. I/O CONNECTION & BLOCK DIAGRAM.....	7
4.1 I/O Connection.....	7
4.2 Block Diagram.....	8
5. ELECTRICAL CHARACTERISTICS.....	9
5.1 TFT-LCD Panel Driving Section.....	9
5.2 Back Light Driving Section.....	9
5.3 Power On/Off Sequence.....	10
5.4 Timing Characteristics.....	12
5.5 Timing Diagram.....	13~14
6. OPTICAL CHARACTERISTICS.....	15-17
7. RELIABILITY.....	18
8. PACKAGE DRAWING.....	19



1. GENERAL INFORMATION

1.1 Features

- 1) Pixel Arrangement: RGB Vertical Stripe
- 2) Interface Mode: 3SPI-RGB 18bits
- 3) Driver IC: NV3052C TP IC: GT911
- 4) Operation Temperature: -20~70°C
- 5) Storage Temperature: -30~80°C
- 6) Backlight Type: White LED
- 7) Display mode: Normally Black,
- 8) Pixel Density: 257 PPI
- 9) LED life time: 30,000 Hours

1.2 Mechanical Specification

Item 项目	Specification 规格	Unit 单位	Remark 备注
Pixel Driving element	A-Si TFT	-	
Screen Size	3.95	Inch	Diagonal
Resolution	720(W)*3(RGB)*720(H)	Dots	
Interface	3SPI_RGB 18bits	-	40PIN
Module Power Consumption	0.6	Watt	Typ.
VActive VArea	71.93(H) × 71.93(V)	mm	
Pixel pitch (W*H)	0.0999(W)*0.0999(H)	mm	
Module Size (W*H*D) (LCM+CTP)	79.6(W)*85.8(H)*4.10(D)	mm	
Luminance(LCM+CTP)	300	cd/m ²	Typ.
Viewing Direction	All	O'clock	-
Display Color	TFT (16.7M)/ Transmissive / NB	Colors	



2. ABSOLUTE MAXIMUM RATINGS

(Ta=25°C VSS=0V)

Item	Symbol	Min.	Type	Max.	Unit	Remark
Power Supply Voltage	V _{CI}	-0.3	-	4.5	V	
Logic Input Voltage Range	V _{IH}	-0.3	-	V _{CI} +0.3	V	
Operating Temperature	T _{opr}	-20	-	+70	°C	
Storage Temperature	T _{stg}	-30	-	+80	°C	

Note1: Absolute maximum rating is the limit value beyond which the IC maybe broken.
They do not assure operations.

3. MECHANICAL DRAWING



4. I/O CONNECTION & BLOCK DIAGRAM


4.1 I/O Connection

Pin No. 序号	Symbol 符号	I/O	Description 描述
1	LEDA	P	Power supply for backlight anode
2	LEDK1	P	Power supply for backlight cathode
3	LEDK2	P	Power supply for backlight cathode
4	GND	P	Power Ground
5	VCI	P	Power supply to the internal logic power regulator(2.8V)
6	RESET	I	The signal will reset the LCM, Signal is active low.
7-8	NC	-	No conneted
9	SDA	I/O	Serial in/out signal, for initial RGB I/F。
10	SCK	I	serial interface clock, for initial RGB I/F。
11	CS	I	Chip select input pin ("Low" enable), for initial RGB I/F。
12	PCLK	I	Pixel clock input pin, Negative polarity
13	DE	I	Data input enable. Display access is enabled when DE is "H"
14	VSYNC	I	Vorizontal sync signal, Negative polarity
15	HSYNC	I	Hertical sync signal, Negative polarity
16-21	B0-B5	I	Blue data input.
22-27	G0-G5	I	Green data input.
28-33	R0-R5	I	Red data input.
34	TP_GND	P	Power Ground
35	TP_INT	O	Interrupt signals for TP
36	TP_SDA	I/O	I2C data signals for TP
37	TP_SCL	I	I2C clock signals for TP
38	TP_RST	I	The signal will reset the TP, Signal is active low
34	TP_VCI	P	TP_VDD(2.8V) Power Supply for TP
40	TP_GND	P	Power Ground



4.2 Block Diagram

RGB and Display Module Interface Configuration





5. ELECTRICAL CHARACTERISTICS

5.1 TFT-LCD Panel Driving Section

Item 项目	Symbol 符号	Min. 最小值	Typ. 典型值	Max. 最大值	Unit 单位	Remark 备注
Power Supply Voltage	VCI	2.5	2.8	3.3	V	
Power Supply Voltage	-	-	-	-	V	
Power Supply Current	IVDD	-	30	-	mA	Note1
Logic Input High Voltage	V _{IH}	0.7VCI	-	VCI	V	-
Logic Input Low Voltage	V _{IL}	0	-	0.3VCI	V	-
Panel Power Consumption	P _{VDD}	-	0.099	-	Watt	Note1
Module Power Consumption	P _{LCM}	-	0.6	-	Watt	Note1,2

(Ta=+25°C,GND=0V)

Note1: Measurement Conditions (Video Mode): Full Screen Red Pattern, VDD=3.3V, 60Hz Refresh.

Note2: P_{LCM} = P_{VDD} + P_{BL}, About P_{BL} information, inference to 5.2 Back Light Driving Section.

5.2 Back Light Driving Section


Item 项目	Symbol 符号	Min. 最小值	Typ. 典型值	Max. 最大值	Unit 单位	Remark 备注
Forward Voltage	V _F	14	15	17	V	Note1
Forward Current	I _F	-	40	-	mA	Note1
Backlight Power consumption	P _{BL}	-	0.51	-	Watt	Note1
LED life time	-	30000	-	-	Hrs	Note2
LED Quantity			10		PCS	

(Ta=+25°C,GND=0V)

Note1: The LED driving condition is defined for each LED module (5 LED Serial, 2 LED Parallel).

For each LED : I_F=20mA, V_F=3.0V(Typ.)/3.4V(Max.), Ta=25°C。

Note2: The “LED life time” is defined as the module brightness decrease to 50% of original brightness at I_{LED}=20mA(Per Led). The LED life time could be decreased if operating I_{LED} is larger than 20mA.





5.3 Power On/Off Sequence

IOVCC and VCI can be applied in any order. IOVCC and VCI can be powered down in any order. During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Note 1: There will be no damage to the display module if the power sequences are not met.

Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command.

Also between receiving Sleep In command and Power Off Sequence.


If RESX line is not held stable by host during Power On Sequence, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below:

Case 1 – RESX line is held high or unstable by host at power on

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed.


There is no timing restriction upon this hardware reset.





Case 2 – RESX line is held low or unstable by host at power on

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10sec after both VCI and IOVCC have been applied.



Uncontrolled power off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface.

At an uncontrolled power off the display will go blank and there will not be any visible effects within (TBD) second on the display (blank display) and remains blank until "Power On Sequence" powers it up.



5.4 Timing Characteristics

Timing for 3-Wire SPI Interface




Figure: 3-pin Serial Interface Characteristics

Table: SPI Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T _{CSS}	Chip select setup time	15	-	ns	-
	T _{CSH}	Chip select hold time	15	-	ns	
	T _{SCC}	Chip select setup time	20	-	ns	
	T _{CHW}	Chip "H" pulse width	40	-	ns	
SCL	T _{SCYCW}	Serial clock cycle (Write)	66	-	ns	-
	T _{SHW}	SCL "H" pulse width (Write)	10	-	ns	
	T _{SLW}	SCL "L" pulse width (Write)	10	-	ns	
	T _{SCYCR}	Serial clock cycle (Read)	150	-	ns	-
	T _{SHR}	SCL "H" pulse width (Read)	60	-	ns	
	T _{SLR}	SCL "L" pulse width (Read)	60	-	ns	
SDI	T _{SDS}	Data setup time	10	-	ns	-
	T _{SDH}	Data hold time	10	-	ns	
	T _{ACC}	Access time	10	50	ns	For maximum C _L =30pF For minimum C _L =8pF
	T _{OH}	Output disable time	15	50	ns	


Note 1: IOVCC=1.65 to 3.6V, VCI=2.5 to 6V, VSSA=VSS=0V, Ta=-30 to 70 °C

Note 2: The rise time and fall time (tr, tf) of input signal is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.



5.5 Timing Diagram


Parallel 24/18/16-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description
VS/ HS	t_{SYNCS}	VS/HS setup time	5	-	ns	24/18/16-bit bus RGB interface mode
	t_{SYNCH}	VS/HS hold time	5	-	ns	
DE	t_{ENS}	DE setup time	5	-	ns	
	t_{ENH}	DE hold time	5	-	ns	
DB[23:0]	t_{POS}	Data setup time	5	-	ns	
	t_{PDH}	Data hold time	5	-	ns	
PCLK	$PWDH$	PCLK high-level period	13	-	ns	
	$PWDL$	PCLK low-level period	13	-	ns	
	t_{CYCD}	PCLK cycle time	28	-	ns	
	t_{rgbr}, t_{rgbf}	PCLK,HS,VS rise/fall time	-	15	ns	



Reset timing characteristics



VSS=0V, IOVCC=1.65V to 3.6V, VCI=2.5V to 6.0V, Ta = -30°C to 70°C

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t_{RESW}	*1) Reset low pulse width	RESX	10	-	-	-	us
t_{REST}	*2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
		-	-	-	120	When reset applied during Sleep out mode	ms

Table: Reset input timing


Note 1: Due to an electrostatic discharge on RESX line, spike does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts (It depends on voltage and temperature condition.)

Note 2: During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode) , then return to default condition for H/W reset.

Note 3: During Reset Complete Time, ID1/ID2/ID3 and VCOM value in OTP will be latched to internal register. After a rising edge of RESX, there is a H/W reset complete time (Trest) which lasted 5ms..The loading operation will be done every time during this reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120 msec.



6. OPTICAL CHARACTERISTICS


Parameter 参数	Symbol 符号	Condition 条件	Min. 最小值	Typ. 典型值	Max. 最大值	Unit 单位	Remark 备注
Contrast Ratio	C/R	$\theta = 0^\circ$	800	1000	-	-	Note(4)
NTSC Ratio	S	$\theta = 0^\circ$	63	68	-	%	Note(7)
Luminance	LCM+CTP	$\theta = 0^\circ$	-	300	-	cd/m ²	Note(5)
Luminance uniformity	U _W	$\theta = 0^\circ$	-	80	-	%	Note(3)
Response Time	T _R + T _F	25 °C	-	25	35	ms	Note(2)
Color Coordination	W _X	$\theta = 0^\circ$ (Center) Normal viewing angle B/L On	-0.04	TBD	+0.04	NTSC (x,y)	Note(6)
	W _Y			TBD			
	R _X			TBD			
	R _Y			TBD			
	G _X			TBD			
	G _Y			TBD			
	B _X			TBD			
	B _Y			TBD			
Viewing Angle	θ_L	C/R>10	80	85	-	Degree	Note(1)
	θ_R		80	85	-		
	θ_U		80	85	-		
	θ_D		80	85	-		

Test Conditions:


- VDD=2.8V, I_F=40mA (Backlight current), the ambient temperature is +25°C.
- The test systems refer to Note 8.



Note1: Definition of Viewing Angle: The viewing angle range that the CR>10




Note2: Definition of Response time: Sum of T_R and T_F



Note 3: Definition of Luminance Uniformity: Active area is divided into 9 measuring areas, every measuring point is placed at the center of each measuring area.

$$\text{Luminance Uniformity} = \frac{\text{Min Luminance of white among 9-points}}{\text{Max Luminance of white among 9-points}} \times 100\%$$



Note4: Definition of Contrast Ratio (CR): measured at the center point of panel

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$




Note 5: Definition of Luminance: Center Luminance of white is defined as luminance values of 1point average across the LCD surface.

Note 6: Definition of Color Chromaticity (CIE 1931)

Color coordinates of white & red, green, blue measured at center point of LCD.

Note 7: Definition of NTSC ratio:


$$\text{NTSC ratio} = \frac{\text{Area of RGB triangle}}{\text{Area of NTSC triangle}}$$



Note 8: Definition of measurement system.

optical

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen.(Response time is measured by Photo detector TOPCON BM-7, Field of view: 1°/Height: 500mm.)





7. RELIABILITY

Item 项目	Test Condition 测试条件	Remark 备注
High Temperature Storage	Ta =+80°C / 96Hours	Note1,2,3
Low Temperature Storage	Ta =-30°C / 96Hours	Note1,2,3
High Temperature Operating	Ta =+70°C / 96Hours	Note1,2,3
Low Temperature Operating	Ta =-20°C / 96Hours	Note1,2,3
Temperature Cycle storage Test	-30°C/30min ↔+70°C /30min for 30cycles,Transfer time less than 5min	Note2,3
Thermal humidity storage Test	80°C x 90%RH / 96Hours	Note2,3
Package Vibration Test	Frequency: 10Hz~55Hz,Amplitude:1.5mm, 1 hrs for each direction of X, Y, Z	Note2
Packing shock test	Drop to the ground from 60cm height, 1 corner, 3 edges, 6 surfaces.	Note2
ESD test	Contact: ±4KV Air: ±8KV	ESD

Inspection after Test:

Note1: Ta is the ambient temperature of samples.

Note 2: In the standard condition, there shall be no practical problem that may affect the display function. After the reliability test, the product only guarantees operation, but doesn't guarantee all the cosmetic specification.

Note 3: Before cosmetic and function tests , the product must have enough recovery time, at least 2 hours at room temperature.



8. PACKAGE DRAWING

